Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Products & Solutions
Services
Support & Training
Alliances
Community
About Cadence
Design Teams
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
Design Challenges
Advanced Node Design
Low-Power Design
More Products
IP Catalog
OrCAD Products
Products A-Z
Products & Solutions Home
Capabilities and Practices
Methodology and Technology Adoption
Design Collaboration
Talent Development
Programs
Startup Acceleration
VCAD
Services Home
Support
Support Offerings
Support Process
Online SupportSourceLink
Software Downloads
Computing Platform Support
University Software Program
Training
Training Offerings
Training Course Catalogs
Support & Training Home
Programs and Initiatives
Foundry Program
OpenChoice Program
ChipEstimate.com - Chip Planning Portal
Connections Program
ASIC Program
Verification Alliance Program
Channel Partner Program
Power Forward Initiative
Standards and Languages
Industry Memberships
Alliances Home
User Communities
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
News and Events
Newsroom
Multimedia Center
Events and Webinars
Company Info and Resources
Investor Relations
Executive Team
Cadence Research Laboratories
Community Involvement
Customer Success
Careers
Media Gallery
Contact Us
About Cadence Home
// Provide alternate content for browsers that do not support scripting // or for those that have scripting disabled. This content requires the Adobe Flash Player.
Get Flash
Join thousands of other users in the community!
Join now
Benefits of Membership
System Design and
Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
System Design and Verification Community
Community Home
Blog
Forum
Resources
Recent Blog Posts
ESL: The state of the industry and what’s next?
By
Ran Avinun
on August 25, 2008
While ESL continues to remain in its infancy, there are signs within the industry pointing towards eventual mainstream usage. With the rapid migration t...
Comments (0)
Embedded Systems Conference Boston 2008
By
Jason Andrews
on August 21, 2008
Friday is that last day to get the Early Bird price for the Embedded Systems Conference scheduled for October 28-30 at the Hynes Convention Center in Bo...
Comments (0)
All blog posts
»
Functional Verification Community
Community Home
Blog
Forum
Resources
Recent Blog Posts
Experiences on Marketing a Verification Library
By
Joseph Hupcey III
on August 25, 2008
Inspired by JL Gray of the blog "Cool Verification" who stated, in this post:"I'd much rather see the marketing guys write a separate...
Comments (0)
OVM - The Methodology for Enabling an Industry-wide VIP Eco-System
By
Michael Stellfox
on August 13, 2008
As the leader of the Cadence OVM development team, I was reading Richard Goering's recent article about the Cadence, Mentor, and Synopsys ...
Comments (4)
All blog posts
»
Logic Design Community
Community Home
Blog
Forum
Resources
Recent Blog Posts
Logic Design at CDNLive! Silicon Valley -- see you Sept. 8!
By
Jack Erickson
on August 27, 2008
We've been working hard to put together another CDNLive! event, coming up September 8-11 in San Jose. There is a whole track dedicated to Logi...
Comments (0)
Some tips for predicting power consumption
By
Jack Erickson
on August 11, 2008
In my previous post, entitled “How do you predict power?”, I was actually looking for reader input via the comments. I should have been...
Comments (0)
All blog posts
»
Digital Implementation Community
Community Home
Blog
Forum
Resources
Recent Blog Posts
Demo: How To Make Multiple Edits with "Apply All" in SoC-Encounter
By
Bob Dwyer
on August 27, 2008
Today, I'm starting what I hope will be a series of screencasts where I demonstrate some things in SoC-Encounter that I think are better shown throu...
Comments (1)
Understanding Clock Net Markings in SoC-Encounter
By
Bob Dwyer
on August 20, 2008
I'm happy to report that the Digital Implementation Forums are picking up momentum now that the old cdnusers.org has been retired. It is great...
Comments (2)
All blog posts
»
Custom IC Community
Community Home
Blog
Forum
Resources
Recent Blog Posts
Is mixed-signal simulation a fantasy?
By
Steven Lewis
on July 28, 2008
The world is a mixed-signal one, or at least that's what were told. The concept of "mixed-signal" simulation has been around since m...
Comments (1)
Hello from the custom design corner of Cadence
By
Steven Lewis
on July 13, 2008
Greetings! My name is Steve Lewis and I'm a product marketing director working in the custom design area within Cadence. I thought I'd...
Comments (0)
All blog posts
»
RF Design Community
Community Home
Blog
Forum
Resources
Recent Blog Posts
Tip of the Week: Guidelines for simulating oscillators - phase noise simulations
By
Tawna Wilsey
on August 26, 2008
When simulating oscillators, it is important to choose the correct simulator engine (shooting Newton vs. harmonic balance.) In general, we suggest that ...
Comments (0)
Tip of the Week: New nport parameter ( dcextrap ) for modeling longer transmission lines
By
Tawna Wilsey
on August 18, 2008
There is a new nport parameter, dcextrap, available in MMSIM 6.2.1. The values are constant or unwrap. The default is constant. dcextrap is typically us...
Comments (0)
All blog posts
»
PCB Design Community
Community Home
Blog
Forum
Resources
Recent Blog Posts
Techtorials, Demos, Roadmaps ... Poker?
By
Jerry Grzenia
on August 20, 2008
What do these 4 have in common? CDNLive! 2008 San Jose - September 8 - 11, 2008. This is an outstanding event where we can learn about how companies are...
Comments (0)
SPB 16.2 release - Constraint Driven HDI PCB Design Flow
By
Hemant Shah
on August 18, 2008
Today's SPB 16.2 release is significant for the Cadence Allegro and OrCAD families of products, but more importantly, I think it ...
Comments (0)
All blog posts
»
IC Packaging and SiP Design Community
Community Home
Blog
Forum
Resources
Recent Blog Posts
Analog/RF chip designers don't care about the Package?
By
Keith Felton
on August 25, 2008
So I have an observation that I would your thoughts/input on. On several occassions I have heard from our sales and AE force that in general, chip ...
Comments (0)
How stable is your IC Package's PDN?
By
Brad Griffin
on August 21, 2008
There are three goals for a power a delivery network (PDN): sufficiency, efficiency, and stability. Simultaneous switching of Gigahertz speed sign...
Comments (2)
All blog posts
»
Manufacturability Signoff Community
Community Home
Blog
Forum
Resources
Recent Blog Posts
What works best?
By
Thomas Jackson
on August 14, 2008
Today's conventional wisdom tells us EDA folks the majority of yield loss at semiconductor companies is due to systematic issues...
Comments (0)
Please allow me to ...
By
Thomas Jackson
on August 06, 2008
In the words of the Rolling Stones…. Please Allow Me to Introduce Myself ,,,,, I took a different slat than Chris on my intro but I am a Pro...
Comments (0)
All blog posts
»
SandLinks Achieves First-Time Right Silicon Using CPF-Enabled Cadence Low-Power Solution
New Cadence Design Technology Tackles Miniaturization, Product Design and Low-Power Challenges ...
Cadence Introduces Constraint-Driven High-Density-Interconnect Design Flow for PCB
Cadence Announces Results of the Zero Coupon Zero Yield Senior Convertible Notes ...
Cadence Withdraws Proposal to Acquire Mentor Graphics
More news
»
Newsroom
Investor Relations
Events and Webinars
Customer Success
Multimedia Center
Online Support—SourceLink
Training
Products A to Z