	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

With the availability of OVM 2.0, which of the following new features have you tried?
Sequences
Parameterized classes
Debug support for TLM connections

	ARM, Chartered, IBM and Samsung Collaborate to Enable Energy-Efficient 32nm and 28nm Systems-on-Chip
	EE Times

	Altera and SLS Offer Commercially Supported Pre-Packaged uCLinux for Nios II Embedded Processor
	Business Wire

	Xilinx at Forum de L'Electronique 2008
	PRNewswire

Email
Social Web

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

Functional Verification Community

Blog
Forum
Resources

	e Running Inside VCS Anniversary Updates? By Joseph Hupcey III on November 20, 2008 It's been a year since I heard the first solid report about Synopsys supporting the e language (IEEE 1647-2008) natively inside VCS. (Note a key distinction here: VCS has interfaced with e language and/or Specman-driven testbenches for years -- that's... Read more » Comments (0) Filed under: Testbench simulation, IES, multi-language, Incisive Enterprise Simulator (IES), e, Specman, IEEE 1647

	Thoughts on AMS Verification Inspired by the DV Club Lunch By Joseph Hupcey III on November 13, 2008 Last week I had the pleasure of attending a DV Club lunch presentation from Dr. Henry Chang of Designers' Guide Consulting on "What the Digital Verification Engineer Needs to Know about Analog Verification" . The talk was very engaging,... Read more » Comments (1) Filed under: Functional Verification, Verification methodology , verification strategy, AMS

	Heads-up: Formal + Productivity Flow Technical Webinar Coming Up On Nov 12th By Joseph Hupcey III on November 05, 2008 Heads-up: there is a free technical webinar next Wednesday 11/12 that goes deeper into the topic of combining formal verification with Cadence's planning & management technology to dramatically improve the throughput of proving assertions, and... Read more » Comments (0) Filed under: Functional Verification, Plan and metrics management, Formal Analysis, Verification methodology , Enterprise Manager, CDV, Coverage-Driven Verification, metric driven verification (MDV), coverage driven verification (CDV), verification strategy, FPV

View older posts »

Visit the Functional Verification forum »

There are 243 guest(s) and 0 member(s) online:

Most Active Users

Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

Share

Subscribe

Contact Us

Functional Verification Community